Practical Parallel Programming course - Winter 2017 CS @ Haifa University

Performance Analysis in Modern Multicores

Ahmad Yasin CPU Architect, Intel Corporation

14 January 2018



Outline

- Architecture
- Performance Monitoring
- Hands on 1: VTune
 - Introduction, Advanced Hotspots, custom analysis, OpenMP support
- Top-down Microarchitecture Analysis (TMA) method
- Hands on 2: Matrix Multiply Optimizations
 - General Exploration (TMA) reflecting Parallelization, Vectorization, µarch tuning
- Summary & Pointers

Skylake processor & memory subsystem

3





Figure 1. Skylake block diagram with zoom into cache and memory subsystem. The memory subsystem is shown with the eDRAM-based memory side cache.

Source: Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake. Jack Doweck, Wen-Fu Kao, Allen Kuan-yu Lu, Julius Mandelblat, Anirudha Rahatekar, Lihu Rappoport, Efraim Rotem, Ahmad Yasin, Adi Yoaz. IEEE Micro, Volume 37, Issue 2, 2017. [IEEE]

Ahmad Yasin – Performance Analysis in Modern Multicores – Haifa U. 2018

Modern Out-of-Order cores

- Pipelined
- Superscalar
- OOO Execution
- Speculation
- Multiple Caches
- Memory Pre-fetching and Disambiguation
- Vector Operations



Source: Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems. Jawad Haj-Yihia, Ahmad Yasin, Yosi Ben-Asher, Avi Mendelson. In ACM Transactions on Architecture and Code Optimization (TACO) Journal, Volume 13 Issue 4, December 2016

Skylake Core microarchitecture




Figure 4. Skylake core block diagram.

Source: Inside 6th-Generation Intel Core: New Microarchitecture Code-Named Skylake. Jack Doweck, Wen-Fu Kao, Allen Kuan-yu Lu, Julius Mandelblat, Anirudha Rahatekar, Lihu Rappoport, Efraim Rotem, Ahmad Yasin, Adi Yoaz. IEEE Micro, Volume 37, Issue 2, 2017. [IEEE]

X86 vectors for Floating Point (FP)

• FP

- Single Precision (SP)
 - 32-bits
 - 8 elements in AVX2
 - 'float' in C

- Double Precision

- 64-bits
- 4 elements in AVX2
- 'double' in C

ISA	Max Vector width	FP-SP elements	Introduced in processor					
SSE	128-bit	4						
AVX	256-bit FP only	8	Sandy Bridge (2 nd gen Core)					
AVX2	256-bit (adds integer, FMA)	8	Haswell (4 th gen Core)					
AVX512	512-bit	16	Skylake Server (Xeon Scalable)					
	SSE's XMM0 (1999)							
	AVX's YMM0 (2011)							
AVX512's ZMM0 (2017)								

Performance Monitoring

Performance Counters 101

- **PMU** Performance Monitoring Unit
 - Non-intrusive generic set of capabilities to retrieve info related to CPU execution
 - Info: Mostly on microarchitecture performance but also Arch., Energy, and more
 - Probably the single such capability to provide what's going on under the hood
 - Example usage: avoid u-arch inefficiencies via code tuning
- Terms
 - General-purpose counters
 - Predefined HW events
 - Counting vs. Sampling modes
 - PMI (PerfMon Interrupt) & Samples, Sample-After-Value

Intel[®] Core[™] Processor PMU

- Architectural PMU (Performance Monitoring Unit)
 - 3 fixed counters
 - Instructions Retired, Core- and Reference-Unhalted-Cycles
 - 4 general-purpose counters
 - Expands to 8 when SMT is off (since Sandy Bridge)
 - Global Status and Controls
- Rich list of performance events
 - Most useful events are model-specific
 - A subset of 7 events are architected
- Advanced mechanisms
 - PEBS: Precisely tags performance events & profiling data into software location
 - LBR: Non-intrusive branch recording facility

Perf. Counters (or PerfMon events)

• Links

- VTune Index to PerfMon Tables of all Intel processors: <u>https://software.intel.com/en-us/vtune-amplifier-help-intel-processor-events-reference</u>
- E.g. Skylake: https://download.01.org/perf mon/index/skylake.html

\leftarrow \rightarrow C \triangle Secure https://download.01.org/per	fmon/index/skylake.html 🖈 🖸 🔶
INT_MISC.CLEAR_RESTEER_CYCLES	Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.
INT_MISC.RECOVERY_CYCLES	Core cycles the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.
INT_MISC.RECOVERY_CYCLES_ANY	Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke).
ITLB.ITLB_FLUSH	Counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).
ITLB_MISSES.MISS_CAUSES_A_WALK	Counts page walks of any page size (4K/2M/4M/1G) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB, but the walk need not have completed.
ITLB_MISSES.STLB_HIT	Instruction fetch requests that miss the ITLB and hit the STLB.
ITLB_MISSES.WALK_ACTIVE	Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request. EPT page walk duration are excluded in Skylake microarchitecture.
ITLB_MISSES.WALK_COMPLETED	Counts completed page walks (2M and 4M page sizes) caused by a code fetch. This implies it missed in the ITLB and further levels of TLB. The page walk can end with or without a fault.
ITLB_MISSES.WALK_COMPLETED_1G	Counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.
ITLB_MISSES.WALK_COMPLETED_2M_4M	Counts code misses in all ITLB levels that caused a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.

Intel Performance tools **VTune – the rich profiler**

Performance Tools Map

ТооІ	Description
Intel® VTune™ Amplifier	Performance Profiler
Intel [®] Top-Down	Bottleneck analysis using Performance Monitoring Units
Intel® Emon	Event monitor – collect HW counters
Intel [®] Compiler	Highly optimizing compiler, lead in autovectorization
Intel [®] Architecture Code	Static performance analyzer, good for theoretical
Analyzer	performance threshold.
Intel [®] Intrinsics Guide	Intel GUI tools that helps writing in intrinsics
Intel [®] Integrated Performance	low-level building blocks for image processing, signal
Primitives (Intel [®] IPP)	processing, and data processing
Intel [®] Math Kernel Library	highly optimized, threaded, and vectorized math functions
	that maximize performance on each processor family
Intel [®] Threading Building Blocks	Widely used C++ template library for task parallelism
(Intel [®] TBB)	where used et i template instally for task parallelism

Ack: Asaf Hargil

VTune

Brouping: Function / Call Stack					× %	Q 2.
	CPU Time 🔻		6	Context S	witch Time 📧	Context :
Function / Call Stack	Effective Time by Utilization	Spin Time	Overhead	Wait Time	Inactive Time	Preempt
vupdateBusinessAccount	7.915s 🛑 👘 👘	0s	0s	0s	0.055s	ę
mainSompSparallel_for@269	7.915s	0s	0s	0s	0.055s	-
kmp_invoke_microtask	7.915s (2010)	Os	0s	0s	0.042s	3
▶ supdateBusinessAccount ← main	0s	0s	0s	0s	0.013s	
updateCustomerAccount	7.766s	0s	0s	0s	0.052s	1,1
kmpc_atomic_fixed8_add	2.772s Contraction	0s	0s			
kmpc_critical	0s	2.021s	0s	0s	0.014s	2
· · · · · · · · · · · · · · · · · · ·	č	^	^	^	0.000	>
Q*Q+Q-Q+ 5.55 5.65 OMP Worker Thread	5.7s 5.8s 5.9s 5.994s 6.1s	6.2s 6.3s	6.4s	Ruler A	Area Region Inst	ance
OMP Worker Thread Inner Control Line	result in condent toold dealer is not to	konstalacen	11	Thr	ead	~
rtmtest_openmp (TID: DATETING A	stadilis con a necessari membroli de de la biscare	la milliona	TT.		Running	
OMP Worker Thread	ara 👌 🗤 a ni	hadron at the ra			Context Switche Preemption	52 C
CPU Time	11 set and 18 different data and a low of the set of th	. وإسخطا المل			Synchroniza	

VTune 2018 Introduction Hands On #1

VTune small tips

- Installation
 - Disable Virtualization (in BIOS) for Windows 10
- Measurements
 - Close all applications (e.g. Chrome) and unneeded services or even do a clean boot
 - Disable SMT (Hyperthreading) and Turbo Frequency if you can
 - Often introducing indeterminism and run-to-run variations
 - Remember to turn it on once done
 - Use affinity esp. when utilizing subset of cores/threads
 - E.g. taskset 0x<mask> in Linux or start /affinity 0x<mask> in Windows
- Optimizations
 - Try one optimization/change at a time!

VTune for OpenMP

VTune Amplifier XE/OpenMP Analysis

Overview #1

Metrics in Summary

Ac	dvanced Hots	spots Hot	spots viewpoi	nt (<u>chang</u> e	e) 😨			Intel VTune Amplifier XE 20
۲	Analysis Target 💰	Analysis Type	Collection Log	Summary	💰 Bottom-up	🔥 Caller/Callee	🔹 Tap-dawn Tre	e 🔝 Tasks and Frames
R	openMP An	tion of CPU time inging the lock in alysis. App	mplementation (for plication Elap	se this metric example, by b psed Tim	to discover which backing off then d	h synchronization escheduling), or a	s are spinning. C idjusting the syn	prevent scaling? milder adjusting spin wait chonization granularity.
K	Serial Time (outsid Parallel Regi Estimated Ide Potential Gain	on Elapsed Ti	me: 69.035s 53.116s					mbalance/overhead tuning
6	Top OpenMI This section lists O	P Regions	by Potential with the highest pot ptimized to have no	ential for perfe load imbalance	ce assuming no n			hows the elapsed time that
•	y_solve_SompSpar z_solve_SompSpar x_solve_SompSpar compute_ths_Som	rallel:24@unkno rallel:24@unkno	wn:42:408 wn:44:396		4.584s 4.385s 4.050s 2.675s	16.885s 17.333s 14.7235 18.278s	201 201 201 203	What regions are more perspecitive to invest?
	add sompsparalle				0.1475	1.558s	201	Link goes to grid view for

7 Intel Confidential	Optimization	(inter
Cook-ApArtic 2013, total Conjuntation, All Apartic Halanisa. "Other lawseds and names are the property of their respective summers.	Notice 🗔	unter

Source: Enhanced OpenMP Analysis in VTune Amplifier XE 2015 - Ahmad Yasin for Corey Alsamariae and Dmitry Prohorov (Intel Corporation). Software Development Conference - Tel Aviv, 1st July 2015.


Performance Analysis **Top-down Microarchitecture Analysis (TMA)**


What is Performance Analysis?

A definition

- "A performance analysis methodology is a procedure that you can follow to analyze system or application performance. These generally provide a starting point and then guidance to root cause, or causes. Different methodologies are suited for solving different classes of issues, and you may try more than one before accomplishing your goal.
- Analysis without a methodology can become a fishing expedition, where metrics are examined ad hoc, until the issue is found if it is at all."

Source: Brendan D. Gregg, http://www.brendangregg.com/methodology.html





TMA is designed to help developer to focus on areas that matter

19 Intel® Microarchitecture, Code Name Skylake

Challenges

• Naïve approach (from in-order cores land)

Stall_Cycles = Σ Penalty_i * MissEvent_i

- Example
 - Branch Misprediction penalty = 50 * # Pipeline Clears


// JEClear

- Unsuitable for modern out-of-order cores due to (Gaps):
 - 1) Stalls Overlap
 - 2) Speculative Execution
 - 3) Workload-dependent penalties
 - 4) Predefined set of miss-events
 - 5) Superscalar inaccuracy

Top Down Analysis

- Identifies true µ-arch bottlenecks in a simple, structured hierarchical process
 - Simplicity avoids the μ -arch high-learning curve
 - i.e. Analysis is made easier for users who may lack hardware expertise
 - The hierarchy abstracts bottlenecks to cover many μ -arch's
 - The structured process eliminates "guess work"
- Addressing Gaps
 - Generic performance metrics abstract the many hazards into categories, using
 - Top-down oriented perf-counters that count:
 - when matters; e.g. stalls vs cycles
 - where matters; e.g. single point of division
 - at finer-grain; e.g. superscalar width.
 - Bad Speculation metric at the top


Top Level Breakdown



Uop := micro-operation. Each x86 instruction is decoded into uop(s) Uop Issue := last front-end stage where a uop is ready to acquire back-end resources Back-end stall := Any backend resource fills up which blocks issue of new uops




The Hierarchy¹ (example)




[1] A. Yasin, "A Top-Down Method for Performance Analysis and Counters Architecture", ISPASS 2014

Top Level for SPEC CPU2006




Memory Bound (1-core vs. 4-cores)

IPC := Instructions Per Cycle



Performance Optimization example: Matrix Multiply Hands On #2

Matrix Multiply insight



Fix memory access pattern (Loop Interchange optimization)

Experimental setup

HW	Processor	Intel(R) Core(TM) i5-6440HQ CPU @ 2.60GHz				
		uarch	Skylake			
		# Cores	4 (1 thread/core)			
		L3 Cache	6 MB			
		Frequency	Base of 2.6 GHz w/ Turbo Boost (on) up to 3.5 GHz			
	Memory	Туре	DDR4			
		DRAM Frequency	1067 MHz			
		Size	8 GB			
SW	OS	Microsoft Windows 10 Ent	terprise			
		Version	10.0.14393 Build 14393			
		Virtualization (Hyper-V)	Disabled			
	Compiler	Intel [®] C++ Compiler 16.0	Version 16.0.1.146 Build 20151021			
		OpenMP Version	4.0			
	Test Code	Matrix Multiply				
		Data-type	FP Double Precision			
		Single matrix size	32 MB			
	Tools	VTune	Intel VTune Amplifier 2018 (build 542108)			
		TopDown	TMA Metrics version 3.31			

Matrix Multiply Optimizations Summary

Step: Optimization	Time [s]	Speed up	CPI (*1)	Instructions [Billions]	DRAM Bound (*3)	BW Utilization (*4) [GB/s]	CPU Util- ization (*5)
1: None (textbook version)	73.9	1.0x	3.71	52.08	80.1%	7.2	1
2:(*2) Loop Interchange	7.68	9.6x	0.37	56.19	10.4%	10.5	1
3: Vectorize inner loop (SSE)	6.87	10.8x	0.92	20.83	20.2%	11.6	1
4: Vectorize inner loop (AVX2)	6.39	11.6x	1.40	12.73	18.2%	11.8	1
5: Use Fused Multiply Add (FMA)	6.06	12.2x	1.93	8.42	47.7%	12.6	1
6: Parallelize outer loop (OpenMP)	3.59	20.6x	3.02	8.59	61.6%	13.8	2.8

(*1) Cycles Per Instruction

(*2) Had to set 'CPU sampling interval, ms' to 0.1 starting this step since run time went below 1 minute

(*3) TopDown's Backend_Bound.Memory_Bound.DRAM_Bound metric under VTune's General Exploration viewpoint

(*4) Per 'Average Bandwidth' (for DRAM) under Vtune's 'Memory Usage' viewpoint.

Measured 'Observed Maximum' was 14 [GB/s]. See more on next foil.

(*5) Per 'Average Effective CPU Utilization' line in Effective CPU Usage Histogram

All Optimization steps are incremental, e.g. Step 6 is on top of Step 5, with the exception that step 4's baseline is step 2.

Why CPI increased with OpenMP (Step 6)?

Step 5

Selapsed Time[™]: 6.056s

5.627s
60.7% 🏲 of Pipeline Slots
1.8% of Clockticks
0.0% of Clockticks
10.7% 🖻 of Clockticks
47.7% 🖡 of Clockticks
96.6% 🕅 of Elapsed Time
2,132,000,000
473,070,000
3
0s


Bandwidth Utilization Histogram


Explore bandwidth utilization over time using the histogram and identify memory objects or functions with maximum contribution to the high bandwidth utilization.

Bandwidth Domain: DRAM, GB/sec ~

\odot Bandwidth Utilization Histogram

This histogram displays the wall time the bandwidth was utilized by certain value. Use siders at the bottom of the histogram to define thresholds for Low, Medium and High utilization levels. You can use these bandwidth utilization types in the Bottom-up view to group data and see all functions executed during a particular utilization type. To learn bandwidth capabilities, refer to your system specifications or run appropriate benchmarks to measure them, for example, lineft themory Latency Checker can provide maximum activeable DRAM and Interconnet bandwidth.





⊘ Elapsed Time^{⁽²⁾}: 3.585s

CPU Time ⁽²⁾ :	9.881s
⊘ Memory Bound [®] :	72.3% 🏲 of Pipeline Slots
L1 Bound [®] :	0.3% of Clockticks
L2 Bound ⁽⁰⁾ :	0.1% of Clockticks
L3 Bound [®] :	8.5% 🕅 of Clockticks
DRAM Bound [®] :	61.6% 🏲 of Clockticks
DRAM Bandwidth Bound [®] :	96.8% 🎙 of Elapsed Time
Stores:	2,202,200,000
LLC Miss Count [®] :	489,320,000
Total Thread Count:	6
Paused Time ⁽²⁾ :	0s


Bandwidth Utilization Histogram

Explore bandwidth utilization over time using the histogram and identify memory objects or functions with maximum contribution to the high bandwidth utilization.

Bandwidth Domain: DRAM, GB/sec ~

Bandwidth Utilization Histogram

This histogram displays the wall time the bandwidth was utilized by certain value. Use sliders at the bottom of the histogram to define thresholds for Low. Medium and High utilization tevels. You can use these bandwidth utilization types in the Bottom-up over to group data and see all functions executed during a particular utilization type. To learn bandwidth capabilities, refer to your system specifications or run appropriate benchmarks to measure them, for example, Intel themory Latency Checker can provide maximum activevable DRAM and Interconnect bandwidth.



Optimized code

//Step 6: Loop interchange & vectorize & FMA (AVX2) inner loop; parallelize outer loop

```
#pragma intel optimization_parameter target_arch=CORE-AVX2
void matrix_multiply(int msize, TYPE a[][NUM], TYPE b[][NUM], TYPE c[][NUM]) {
#pragma omp parallel for
```

```
for (int i = 0; i<msize; i++) {
    for (int k = 0; k<msize; k++) {
        #pragma ivdep
        for (int j = 0; j<msize; j++) {
            c[i][j] = c[i][j] + a[i][k] * b[k][j];
        }
    }
}</pre>
```

Performance Analysis
Sample use-cases & Summary

Datacenter Profiling

- Profiling a Warehouse-Scale Computer S. Kanev, J. P. Darago, K. Hazelwood, P. Ranganathan, T. Moseley, G. Wei and D. Brooks, in International Symposium on Computer Architecture (ISCA), June 2015.
 - A highly-cited work by Google and Harvard
- First to profile a production datacenter
 - Mixture of $\mu\text{-arch}$ bottlenecks
 - Stalled on data most often
 - Heavy pressure on i-cache
 - Compute in bursts
 - Low memory BW utilization





Figure 4: Top-level bottleneck breakdown. SPEC CPU2006 benchmarks do not exhibit the combination of low retirement rates and high front-end boundedness of WSC ones.

A Server Workload Optimization

Deep-dive Analysis of the Data Analytics Workload in CloudSuite - Ahmad Yasin, Yosi Ben-Asher, Avi Mendelson. *In IEEE International Symposium on Workload Characterization, IISWC 2014.* [paper] [slides]





- Modern multicores utilize sophisticated microarchitectures to increase performance
- Intel Core[™] processors offer useful list of performance counters
 - and advanced monitoring capabilities.
- Tools can provide insights on the actual execution to enable software developers to optimize their applications and thus further increase performance
- VTune lumps together key profiling techniques for free for students
- Top-down Microarchitectural Analysis (TMA) simplifies performance analysis and eliminates the "guess work"

Useful pointers

• Free Intel tools for students, including VTune:

>>> https://software.intel.com/en-us/qualify-for-free-software/student

- PMU events Documentations
 - https://software.intel.com/en-us/vtune-amplifier-help-intel-processor-events-reference
 - <u>PerfMon Events</u> electronic files (.json, .csv etc) for tools
 - Intel® 64 and IA32 Architectures Performance Monitoring Events for humans
- Top-down Analysis
 - A Top-Down Method for Performance Analysis and Counters Architecture, Ahmad Yasin. In IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2014. [paper] [slides]
 - Session for programmers at Intel Developer Forum
 - Software Optimizations Become Simple with Top-Down Analysis Methodology on Intel[®] Microarchitecture Code Name Skylake, Ahmad Yasin. Intel Developer Forum, IDF 2015. [<u>Recording</u>] [<u>session direct link</u>] <u>http://myeventagenda.com/sessions/0B9F4191-1C29-408A-8B61-65D7520025A8/7/5#sessionID=338</u>
 - TMA-metric files: https://download.01.org/perfmon/
 - toplev: open source tool in Linux by Andi Kleen: https://github.com/andikleen/pmu-tools/wiki/toplev-manual

Backup

Matrix Multiply Summary [IDF'15 version]

- A function is *iteratively* analyzed
- Big matrices in memory
 - multiply1 is Ext. Memory Bound
- Loop Interchange
 - multiply2 becomes **Core Bound** due to execution ports high utilization

3 Vectorization

- multiply3 reduces ports pressure but workload is still **Core Bound** and **Memory Bound**
- 4 FMA Fused Multiply-Add
 - multiply4 further reduces instruction count with better latency/throughput in Skylake. Workload back to Memory Bound

Performance bottlenecks vary as the code is optimized

step	Optimization	Time [s]	speedup
1	Textbook (baseline)	41.3	1.0x
2	Loop Interchange	5.1	8.1x
3	+Vectorization	4.1	10.1x
4	+FMA	2.8	14.7x

Support in Linux

- Linux kernel supports TopDown Level-1 metrics
 - Since Linux kernel 4.8
 - For shipping Core and Atom products!
 - Simply do: perf stat -a --topdown <user-app>

```
$ sudo perf stat -a --topdown ./main
```

```
nmi_watchdog enabled with topdown. May give wrong results.
Disable with echo 0 > /proc/sys/kernel/nmi_watchdog
```

Performance counter stats for 'system wide':

retiring		etiring	bad speculation	frontend bound	backend bound	
S0-C0	2	74.5%	0.2%	1.9%	23.4%	
S0-C1	2	17.3%	6.3%	48.9%	27.5%	
S0-C2	2	16.3%	7.4%	50.9%	25.4%	
S0-C3	2	15.2%	8.0%	50.5%	26.3%	

```
Ahmad Yasin – Performance Analysis in Out-of-Order Cores – Technion 2017
```

Display: 🗹 TopLevel 🖉 Backend_Bound 🖉 Backend_Bound.Core_Bound 🖉 Backend_Bound.Memory_Bound 🖉 Bad_Speculation 🖉 Frontend_Bound.Frontend_Latency 📽 Retiring 📽 Toggle all 🗏 Auto-refresh 1000 Refresh rate (ms) 🗏 Interleave CPUs

pmu-tools/toplev

- % toplev.py -13 --single-thread ./c-asm numbers
- BE Backend_Bound:
- BE/Mem Backend_Bound.Memory_Bound:
- BE/Mem Backend_Bound.Memory_Bound.L1_Bound: 49.3%
 - This metric represents how often CPU was

stalled without missing the L1 data cache...

Sampling events: mem_load_uops_retired.l1_hit:pp,mem_load_uops_retired.hit_lfb:pp

64.2%

. . .

BE/Mem Backend_Bound.Memory_Bound.L3_Bound: 48.7%

This metric represents how often CPU was stalled on L3 cache

or contended with a sibling Core...

Sampling events: mem_load_uops_retired.l3_hit:pp


BE/Core Backend_Bound.Core_Bound: 28.3%

BE/Core Backend_Bound.Core_Bound.Ports_Utilization: 28.3%

This metric represents cycles fraction application was

stalled due to Core computation issues (non divider-related)...

Ahmad Yasin - Performance Analysis in Modern Multicores - Haifa U. 2018



40

Abstracted Metrics

- Frontend Bound is an Abstracted Metric
 - High-level category of all front-end bottlenecks
- Abstracted Metrics are better for performance analysis
 - Think **IPC** (Instructions Per Cycle) not **MPKI** (Miss Per Kilo Instructions)
- Enable evaluations across
 - µarch generations
 - Haswell (4th generation Intel[®] Core[™] processor) has improved front-end through speculative i-TLB and i-cache accesses with better timing to improve the benefits of prefetching
 - Benefiting benchmarks show clear Frontend Bound reduction
 - µarch families e.g. Intel Core™ vs Atom™
 - Architectures e.g. X86 vs. ARM

Erontend Bound Bad Speculation Backend Bound 4th Core Gen. 3rd Core Gen 0.90 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 403.gcc xalancbmk 403.gcc 5.gobmk 58 sjeng xalancbmk ng 45.gobmk шď 3. ast ar 400. perlbench 458 sjeng 400. perlbench 473.astar 429.1 83 483.

Abstracted Metrics Enable cross-processors Comparisons

Ahmad Yasin – Performance Analysis in Out-of-Order Cores – Technion 2017

IDF'15 Summary foil

- TMA: Top-down Microarchitectural Analysis method
 - Simplifies Performance Analysis using a structured hierarchy
 - Eliminates guess work
 - Reduces microarchitecture high learning curve
 - Forward compatibility, consistency across IA processors





Ahmad Yasin – Performance Analysis in Out-of-Order Cores – Technion 2017